DCA6105 COMPUTER ARCHITECTURE

Description

SESSION	February/MARCH 2024
PROGRAM	MASTER OF COMPUTER APPLICATIONS (mCA)
SEMESTER	I
course CODE & NAME	DCA6105 & Computer architecture
CREDITS	4
nUMBER OF ASSIGNMENTS & Marks	02 30

 

 

Set-I

 

1. Differentiate between RISC and CISC.

Ans: RISC (Reduced Instruction Set Computer) and CISC (Complex Instruction Set Computer) are two different computer architectures with distinct characteristics.

 

Let’s differentiate between them based on various factors:

 

1. Instruction Set Complexity:

– RISC: RISC architectures have a reduced and simplified instruction set, typically consisting of

Its Half solved only

Buy Complete from our online store

 

https://smuassignment.in/online-store/

 

MUJ Fully solved assignment available for session FEB 2024.

 

Lowest price guarantee with quality.

Charges INR 198 only per assignment. For more information you can get via mail or Whats app also

Mail id is aapkieducation@gmail.com

 

Our website www.smuassignment.in

After mail, we will reply you instant or maximum

1 hour.

Otherwise you can also contact on our

whatsapp no 8791490301.

 

 

2. What are addressing modes? Explain various addressing modes with example.

Ans: Addressing modes are techniques used by a CPU to specify the operand’s address in memory or register for an instruction. They define how the CPU interprets the operand’s address and accesses data from memory or registers. Different addressing modes provide flexibility in accessing operands and optimize program execution.

 

Here are some

 

 

3. What are pipelining hazards? Explain various hazards in detail.

Ans: Pipelining hazards are situations that arise in pipelined processors, where the execution of instructions is hindered or delayed, leading to suboptimal performance. These hazards can occur due to various factors, including dependencies between instructions, pipeline structure, and resource constraints.

 

There are three main types of hazards in pipelining:

 

1. Structural Hazards:

 

 

Set-II

 

4. Differentiate between unconditional and conditional branch.

Ans: Pipelining hazards are situations that arise in pipelined processors, where the execution of instructions is hindered or delayed, leading to suboptimal performance. These hazards can occur due to various factors, including dependencies between instructions, pipeline structure, and resource constraints.

 

There are three main types

 

5. Describe in brief the architecture of vector processor. What are some of the key limitations of this architecture?

Ans: A vector processor is a type of processor architecture designed to execute operations on vectors or arrays of data with a single instruction. It is optimized for performing parallel computations on large datasets, making it well-suited for tasks such as scientific simulations, image processing, and numerical computations.

 

Here’s a brief overview of the

 

 

6. What do you understand by Parallel Processing? Also, explain Serial Processor and True Parallel Processor.

Ans: Parallel processing refers to the simultaneous execution of multiple tasks or portions of a task using multiple processing units. In parallel processing, tasks are divided into smaller sub-tasks that can be executed independently and concurrently, leveraging multiple processors or processor cores to achieve higher performance